We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63531

2014.4 Vivado Partial Reconfiguration - LUT utilization in the RM is higher in the PR flow than the normal flow


The LUT utilization of the Reconfigurable Module (RM) can be higher than normal in a Partial Reconfiguration (PR) design.

When this module is seen in a normal flow design or when its checkpoint is opened standalone, the LUT utilization is much lower.

Why does this occur?


This is probably due to the LUT1 insertion on the unused input and output ports of the RM in the PR flow:

1. When the RM checkpoint is read into a PR design, LUT1s will be inserted on the unused output ports inside the RM.
2. When running opt_design, LUT1s will be inserted on the unused input ports inside the RM.
If the RM has many unused ports, you will see a significant increase in the LUT utilization in the RM.

AR# 63531
Date 03/04/2015
Status Active
Type General Article
  • Vivado Design Suite
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.4.1