UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6354

2.1i FPGA Editor - There is no busy signal cursor while the probe is routed.

Description

Keywords: busy, cursor, probe, routed

Urgency: Standard

General Description:
When the "probe" feature is routing the request, the cursor looks like the normal cursor and not the expected "busy" cursor.

Solution

It is working; simply wait for the command line window to tell you when it is done.

This will be fixed in a future software release or service pack.
AR# 6354
Date Created 05/03/1999
Last Updated 07/09/2001
Status Archive
Type General Article