We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63584

2014.4 - Vivado IP Integrator - Zynq CPU clock configuration is not getting propagated when exporting to SDK for certain clock frequencies


Zynq CPU clock configuration is not getting propagated correctly when exporting to SDK for certain clock frequencies.

This results in incorrect clock settings in the Hardware Hand-off (HWH) file.

How can this be addressed?


This is a known issue in Vivado 2014.4. 

To fix this issue, please download the attached patch and follow the steps below:


Set the User Environment Variable MYVIVADO to the value <Path\to\Patch>\AR63584_vivado_2014_4_preliminary_rev1\vivado\


Use the command below:

setenv MYVIVADO ./<path/to/patch>/AR63584_vivado_2014_4_preliminary_rev1/vivado/
To test that the patch was picked up, Launch Vivado and you should see the patch detected in the top left hand side of the GUI.

If launched via the console you should see this information in the console.

For more information on how to use the MYVIVADO variable, see (Xilinx Answer 53821)



Associated Attachments

Name File Size File Type
AR63584_vivado_2014_4_preliminary_rev1.zip 4 MB ZIP
AR# 63584
Date 02/18/2015
Status Archive
Type General Article
  • Zynq-7000
  • Vivado Design Suite - 2014.4
  • Processing System 7
Page Bookmarked