AR# 63689

|

UltraScale/UltraScale+ QDRII+ IP - Read Latency 2.0 (RL2) and Burst Length 2 (BL2) designs fail simulation with Cypress memory model

Description

Version Found: v7.0

Version Resolved: See (Xilinx Answer 69038)

For MIG UltraScale QDRII+ designs configured for Read Latency 2.0 (RL2) and Burst Length 2 (BL2), IES and VCS simulations can fail with data mismatch error messages coming from the Cypress memory model.

Solution

This is a known issue with the CY7C2644KV18 and CY7C2542KV18 Cypress memory models.

Please contact Cypress directly to resolve this issue with their models.

Revision History:

02/24/2015 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69038 UltraScale/UltraScale+ QDRII+ - Release Notes and Known Issues N/A N/A
AR# 63689
Date 12/15/2017
Status Active
Type Known Issues
Devices More Less
Tools
IP
People Also Viewed