I have a partial reconfiguration design targeting a monolithic UltraScale device (the whole device is one SLR), but place_design fails with the following message mentioning "SLR":
ERROR: [DRC 23-20] Rule violation (HDPR-58) Reconfigurable Pblock crossing SLR using Global Clock resources cannot be in clock regions that contain non-reconfigurable sites - HD.RECONFIGURABLE Pblock '<name>' is not fully aligned on clock region '<name>'.
A reconfigurable Pblock that ranges Global Clock sources must use either an entire clock region or none of it.
Because this clock region contains CONFIG_SITE sites, the clock region must be removed from the range.
The message "Reconfigurable Pblock crossing SLR using Global Clock resources" is incorrect for this design, since it is impossible to be cross-SLR in a monolithic device.
The statement about the clock region containing CONFIG_SITE is correct.