We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63768

Vivado 2014.4 - Serial IO Debug - under-reporting of errors in IBERT UltraScale


There is an issue in Vivado 2014.4 UltraScale that can cause the under-reporting of errors in IBERT cores.

This issue is limited to the scenario where a link shows a few errors.

In these cases, the link might actually have a few more errors that are not reported.

Note: If a link is reported error free, then it is extremely unlikely that errors are actually occurring.

This issue is only seen with UltraScale devices.


This issue is fixed in the 2014.4.1 release of Vivado.

If you are performing very long tests or deep scans, you will need to re-generate your IBERT using Vivado 2014.4.1.

If only basic link status and tuning is desired, an upgrade is highly recommended but is not essential.
AR# 63768
Date 03/05/2015
Status Active
Type General Article
  • FPGA Device Families