UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63787

MIG UltraScale DDR3 - ERRORs in simulation are seen when using the Micron memory model for sg125 speed grade with CAS Latency = 9 and CAS Write Latency = 7

Description

Version Found: MIG UltraScale v7.0
Version Resolved: See (Xilinx Answer 58435)

When simulating a MIG UltraScale DDR3 design using a Micron memory model targeting the sg125 speed grade with CAS Latency = 9 and CAS Write latency = 7, the following error message might be received:
 

# sim_tb_top.mem_model_x8.memRank[0].memModel[2].u_ddr3_x8.main: at time 6947904.0 ps ERROR: CAS Latency =           9 is illegal @tCK(avg) = 1500.220703
# sim_tb_top.mem_model_x8.memRank[0].memModel[2].u_ddr3_x8.main: at time 6947904.0 ps ERROR: CAS Latency =           9 is not valid when CAS Write Latency =           7

Solution

According to the Micron data sheet for the sg125 speed grade, CAS Latency=9 and CAS Write Latency=7 is supported.

Please contact Micron for a solution and timeline for when this issue will be fixed.

Revision History:
04/01/2015 - Initial Release

Linked Answer Records

Master Answer Records

AR# 63787
Date Created 03/04/2015
Last Updated 04/30/2015
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale