We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64010

UltraScale DDR4/DDR3 - memory controller can hang when in "Strict" mode


Version Found: DDR4 v7.0

Version Resolved: See (Xilinx Answer 69035)

The MIG UltraScale DDR4/DDR3 memory controller might inadvertently hang (app_rdy stays low indefinitely) when the memory controller Reordering mode is set to "STRICT".

Note: Strict ordering overrides all other controller mechanisms (such as coalesce read requests), and therefore degrades data bandwidth utilization in some workloads.


This is an issue with the memory controller, but there is currently no work-around available.

Please use the "NORM" reordering mode or contact Xilinx Technical Support if the "STRICT" reordering mode is required.

Revision History:

04/15/2015 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69035 UltraScale/UltraScale+ DDR4 - Release Notes and Known Issues N/A N/A
69036 UltraScale/UltraScale+ DDR3 - Release Notes and Known Issues N/A N/A
AR# 64010
Date 01/02/2018
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2015.1
  • MIG UltraScale
Page Bookmarked