When I instantiate Xilinx IP using the direct instantiation method the synthesis fails with the below error in non-project mode:
This issue is only seen with non-project mode when using OOC synthesis for IP.
The work-around is to disable OOC synthesis for IP when working in non-project mode.
Edit the script as below:
This issue is scheduled to be fixed in Vivado 2015.3.