We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64221

High Speed SelectIO Wizard - Data width range not updating currently when sharing a bank between 2 interfaces


If you are using the High Speed SelectIO Wizard to generate 2 Interfaces within one bank (i.e. Set number of interfaces = 2), the Bus data width can be set to 23 for both interfaces if you select the Bank values after you set the Bus data width. 

However, this results in an error message saying "Two interfaces in the same bank exceeds the IO limit per bank".

The widths should be dynamically updating to the maximum number of IOBs available in the banks.

This is working correctly if the same banks are selected first; checking the data widths, the range is correctly updated as [1-15].


The data widths will update correctly if you select the Bank values in the Pin Assignment tab first and then go bank to the Interface Settings tab.

Please refer to (Xilinx Answer 64216) High Speed SelectIO - Known Issue List for the software version that the issue is resolved in.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
64216 High Speed SelectIO Wizard - Known Issue list N/A N/A
AR# 64221
Date 05/14/2015
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale