We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64313

2014.4.1 Vivado Partial Reconfiguration - Can I connect two Reconfigurable Partitions (RP) with a direct path?


I intend to connect two Reconfigurable Partitions (RPs) with a direct path with no synchronous timing endpoint in the static logic.

Is this supported?


Direct connections of this type are not recommended.

If a path that goes from one RP to another RP does not have a synchronous timing endpoint between the two RPs, timing closure issues can arise as modules are swapped out.

With no way to time to partition pins, there is no way to guarantee that all combinations of paths between two synchronous endpoints within two different RPs will meet timing when RMs are exchanged.

DRC HDPR-34 will be reported when the above connection is detected:

HDPR-34 Critical Warning
Direct paths between two RPs
Signal 'XX' is a direct path that connects Reconfigurable Partition 'inst_1' and 'inst_2' without a synchronous timing point in the static design.
This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded.
To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition.
Related violations: <none>

If the PR design's combination is very simple, and you can confirm that all of the direct paths in all of the RP combinations can pass the timing check, you can use this type of direct path between two RPs.
AR# 64313
Date 05/25/2015
Status Active
Type General Article
  • Vivado Design Suite