You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
2.1i FPGA Editor - The net names shown by the block edit window are truncated to the last 14 characters
Keywords: truncated, 14, characters, editblock, edit, block. fpga_editor
The block editor (editblock) window seems to truncate the net names for global logical nets PWR and GND when they exceed 14 characters.
To view the full signal name, click on the port near the name; the full signal name of the net will be displayed in the history area at the bottom of the FPGA Editor window.
Was this Answer Record helpful?