We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6441

2.1i FPGA Editor - The net names shown by the block edit window are truncated to the last 14 characters


Keywords: truncated, 14, characters, editblock, edit, block. fpga_editor

Urgency: Standard

General Description:
The block editor (editblock) window seems to truncate the net names for global logical nets PWR and GND when they exceed 14 characters.


To view the full signal name, click on the port near the name; the full signal name of the net will be displayed in the history area at the bottom of the FPGA Editor window.
AR# 6441
Date 07/09/2001
Status Archive
Type General Article
Page Bookmarked