We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 64542

ERROR: [Drc 23-20] Rule violation (PLIDC-3) when instantiating the same SelectIO Wizard IP core several times


When instantiating multiple instances of the same SelectIO Wizard IP core, the following error might be displayed:

ERROR: [Drc 23-20] Rule violation (PLIDC-3) IDELAYCTRL DRC Checks - IDELAYCTRL instances '<SelectIO wizard IP hierarchical name #1>/inst/delayctrl' and '<SelectIO wizard IP hierarchical name #2>/inst/delayctrl' have same IODELAY_GROUP '<SelectIO wizard IP name>_group' but their REFCLK signals are different.

The SelectIO Wizard IP core contains IODELAY_GROUP constraints in the HDL code which is common for all instances.

Because all instances use the same HDL code, but have different signals, this DRC error is issued.


To work around this issue you will need to edit the IODELAY_GROUP constraint in HDL and over-ride it with XDC constraints.

Both the IDELAYCTRL and IODELAY primitive pairs need a unique IODELAY_GROUP constraint as in the following:

set_property IODELAY_GROUP <SelectIO Wizard IP name>_group1 [get_cells <SelectIO wizard IP hierarchical name #1>/inst/*delay*]
set_property IODELAY_GROUP <SelectIO Wizard IP name>_group2 [get_cells <SelectIO wizard IP hierarchical name #2>/inst/*delay*]

AR# 64542
Date 05/27/2015
Status Active
Type General Article
  • Vivado Design Suite
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.4.1
  • Vivado Design Suite - 2015.1
  • SelectIO Wizard