UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64621

Report DCI CASCADE in Vivado Design Suite

Description

I have constrained DCI_CASCADE in Vivado Design Suite.

Is it possible to confirm that it has been implemented?

Solution

To check the DCI_CASCADE property in the Vivado GUI please follow the steps below:

1) Open the implemented design

2) In Package View select the bank to which you have applied the DCI_CASCADE property and check its properties.

3) This will show you all of the properties applied on that particular bank, including DCI_CASCADE.


You can also use the below Tcl command in open implemented design:

report_property [get_iobanks 14]

This will give you all of the properties on BANK 14. 

The same command can also be used for other Banks.

AR# 64621
Date Created 05/20/2015
Last Updated 10/23/2015
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • Vivado Design Suite