We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64637

14.7 Sysgen - The generated HDL netlist fails in Synthesis with ERROR : Xst - bad allocationFATAL_ERROR : Xst:Portability/export/Port_Main.h:159:1.18


After I generate a HDL Netlist from Sysgen and run Synthesis in ISE, I receive the errors in the following screen capture:

How can I resolve this issue?


This problem occurs if the XCF file contains LOC constraints.

You can resolve this problem by removing the XCF file.

All of the constraints are defined in the UCF file, so the XCF file is not required.

AR# 64637
Date 05/27/2015
Status Active
Type General Article
  • System Generator for DSP
Page Bookmarked