UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64775

MIG UltraScale DDR3 - tZQinit violations seen during DDR3 simulations

Description

Version Found: MIG UltraScale v7.1

Version Resolved: See (Xilinx Answer 58435)

The following tZQinit violations might be seen during DDR3 simulations when using the Micron memory model:

# sim_tb_top.mem_model_x8.memRank[0].memModel[1].u_ddr3_x8.chk_err: at time 5544836.0 ps ERROR: tZQinit violation during Activate

# sim_tb_top.mem_model_x8.memRank[0].memModel[0].u_ddr3_x8.main: at time 5533970.0 ps ERROR: TZQinit violation during ODT transition

Solution

These violations are the result of an issue with the Micron memory model and not the MIG IP.

These violations can be safely ignored because the violations will not occur during hardware.

Please contact Micron for a solution with their memory model.

Revision History:

06/30/2015 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58435 DDR4, DDR3, QDRIV, QDRII+, RLDRAM3, LPDDR3 UltraScale and UltraScale+ - IP Release Notes and Known Issues N/A N/A
AR# 64775
Date 06/30/2015
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale
Page Bookmarked