You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
UltraScale/UltraScale+ Memory IP - When using the Auto Assign feature of Bank Planner, an error message is not issued when the memory ports do not fit into a half bank
Version Found: v7.0
Version Resolved: See (Xilinx Answer 58435)
I am using the Auto Assign Controllers option in the Bank Planner.
If a half bank with 2 bytes is selected for a controller, not all ports of the controller are placed and no error message is generated.
An error message similar to the following should be generated:
[u_my_mig] Could not auto place in the given bank(s): . At least 1 banks are required for auto placement with sufficient number of unassigned pins.
This issue will be resolved in a future release.
Until this time, you must manually assign the bytes within the banks and not use Auto Assign Controllers.
06/24/2015 - Initial Release
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
- Kintex UltraScale
- Virtex UltraScale
- Kintex UltraScale+
- Virtex UltraScale+