We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64778

UltraScale/UltraScale+ Memory IP - When using the Auto Assign feature of Bank Planner, an error message is not issued when the memory ports do not fit into a half bank


Version Found: v7.0

Version Resolved: See (Xilinx Answer 58435)

I am using the Auto Assign Controllers option in the Bank Planner.

If a half bank with 2 bytes is selected for a controller, not all ports of the controller are placed and no error message is generated.

An error message similar to the following should be generated:

[u_my_mig] Could not auto place in the given bank(s): . At least 1 banks are required for auto placement with sufficient number of unassigned pins.


This issue will be resolved in a future release.

Until this time, you must manually assign the bytes within the banks and not use Auto Assign Controllers.

Revision History:

06/24/2015 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58435 UltraScale/UltraScale+ Memory IP - Master Release Notes and Known Issues N/A N/A
AR# 64778
Date 01/12/2018
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • Kintex UltraScale+
  • Virtex UltraScale+
  • Vivado Design Suite - 2015.3
  • Vivado Design Suite
  • MIG UltraScale
Page Bookmarked