We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64804

2015.1 Partial Reconfiguration (PR) - PR DRC does not catch Reconfigurable Module pblocks that overlap with static or the other pblocks


In a PR design, the Reconfigurable Module (RM) pblock overlaps with static (or the other) pblocks, but there is no PR DRC to report it and indicate to the user how to resolve the issue.


From Vivado 2015.3 on , DRC HDPR-66 will be added to catch the issue.

Example error message:

ERROR: [DRC 23-20] Rule violation (HDPR-66) Reconfigurable Pblock must not overlap other pblocks. - HD.RECONFIGURABLE Pblock 'pblock_rm_XX' and Pblock 'XX' overlap. 
Please re-floorplan Pblocks to ensure that reconfigurable pblocks don't have overlap with other rm or static pblocks.

AR# 64804
Date 07/14/2015
Status Archive
Type General Article
  • Vivado Design Suite
Page Bookmarked