We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 65327

UltraScale Memory IP - CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.


Version Found: Vivado 2015.3

Version Resolved: N/A

The Memory IP Hardware Manager debug feature has been updated in Vivado 2015.3 to include enhanced data window display features.

Because of this, a Memory IP core generated in Vivado 2015.2 (or earlier) cannot use the Hardware Debug memory feature in Vivado 2015.3.


A bit file will still be generated and can be used in hardware.

However, neither the debug tool nor XSDB output is available.

For full debug feature support, and the ability to view the calibration information, you must do one of the following:

  • Upgrade the IP and re-implement the design in Vivado 2015.3 (running bitstream generation alone is not sufficient).
  • Install an earlier version of Vivado Lab Tools equal to the version displayed in the error message.

Revision History:

9/30/15 - Initial Release

AR# 65327
Date 10/19/2015
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • MIG UltraScale