UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65410

Vivado Synthesis: Does Vivado Synthesis support Register Balancing/Retiming?

Description

Please refer to this Answer Record for help with Register Balancing.

  • Does Vivado synthesis support Register Balancing/Retiming?
  • How do I enable retiming in Vivado synthesis?

Solution

Register balancing or Retiming enables a flip-flop retiming algorithm in the Vivado synthesis process.

Retiming will improve the design timing performance by moving flip-flops and latches across the logic to increase clock frequency.

Starting with Vivado 2015.3, retiming can be enabled in Vivado synthesis using the following Tcl command:

set_param synth.elaboration.rodinMoreOptions "rt::set_parameter synRetiming true"

Starting from Vivado 2016.1, a new option "-retiming" is added into Synthesis settings and synth_design command as a formal support of retiming.

AR# 65410
Date Created 09/15/2015
Last Updated 04/26/2016
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • Vivado Design Suite - 2015.3
  • Vivado Design Suite