We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65468

Zynq UltraScale+ MPSoC - Booting a Zynq UltraScale+ MPSoC Device


This answer record is a documentation map providing information about booting a Zynq UltraScale+ MPSoC device.

It links to documents which cover different modes and configurations for booting a Zynq UltraScale+ MPSoC device using your boot interface of choice.


Note: This answer record is part of Xilinx Zynq UltraScale+ MPSoC Solution Center (Xilinx Answer 64375).

The Xilinx Zynq UltraScale+ MPSoC Solution Center is available to address all questions related to Zynq UltraScale+ MPSoC.

Whether you are starting a new design or troubleshooting a problem, use the Zynq UltraScale+ MPSoC Solution Center to guide you to the right information.


Boot Flows and Concepts (FSBL, image creation through BootGEN, multiboot, and fallback mechanisms) are described in 

Below are some more Xilinx Answers relevant for Boot and Configuration.

Primary Boot Devices

Zynq UltraScale+ MPSoC supports Quad-SPI, NAND, SD, and eMMC as primary boot interfaces.

(Xilinx Answer 65463) contains details about which memory vendors and devices families are tested and supported by Xilinx.

Boot Times for Zynq UltraScale+ MPSoC Devices

(Xilinx Answer 67475) Zynq UltraScale+ MPSoC - Boot Times Estimation

AR# 65468
Date 08/21/2017
Status Active
Type General Article
  • Zynq UltraScale+ MPSoC
Page Bookmarked