We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65470

LogiCORE IP 3GPP LTE Channel Estimator v2.0 (Rev. 8) - Unexpected latency


The LogiCORE IP 3GPP Channel Estimator v2.0 has an unexpected latency in its output which shows as the last 5 values of the estimated channel response being output at the start of a next input block.

This results in an increased latency in the output of channel response values.

The latency depends on the timing of when the next block of input reference signal values is applied to the core.


This issue is fixed by eliminating an unnecessary dependency on availability of new input reference signal data in the state machine that outputs the channel response samples.

With this fix, all of the channel response samples are output as soon as they are computed and available in the core. The patch can be downloaded from this Answer Record.


Associated Attachments

Name File Size File Type
AR65470_Vivado_2014_4_preliminary_rev1.zip 3 MB ZIP

Linked Answer Records

Master Answer Records

AR# 65470
Date 09/29/2015
Status Active
Type General Article
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2015.2
  • 3GPP LTE Channel Estimator
Page Bookmarked