UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65594

2015.2 UltraScale Partial Reconfiguration - EXCLUDE_PLACEMENT setting is conflicting with HD.RECONFIGURABLE false

Description

I load a PR design that has HD.RECONFIGURABLE set on the PR cell. I intend to unset this, but still keep EXCLUDE_PLACEMENT as a test.

I try the following command and save the new checkpoint:


%set_property HD.RECONFIGURABLE 1 [get_cells inst_count]
%set_property HD.RECONFIGURABLE 0 [get_cells inst_count]
%set_property EXCLUDE_PLACEMENT 1 [get_pblocks pblock_inst_count]
%get_property EXCLUDE_PLACEMENT [get_pblocks pblock_inst_count]
1
%write_checkpoint test.dcp

I open the new checkpoint and check the value of the property EXCLUDE_PLACEMENT, but the property EXCLUDE_PLACEMENT is false, instead of true.

%open_checkpoint test.dcp
%get_property EXCLUDE_PLACEMENT [get_pblocks pblock_inst_count]
0

Solution

This issue will be fixed in Vivado 2016.1.
AR# 65594
Date Created 10/07/2015
Last Updated 10/14/2015
Status Active
Type General Article
Devices
  • Kintex UltraScale
Tools
  • Vivado Design Suite - 2015.2