UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65596

2015.3 Partial Reconfiguration - Logic inserted during opt_design is not inheriting Pblock properties

Description

In PR design, it requires all cells within the PR instance to belong to the PR pblock.

I create appropriate pblocks prior to opt_design. However, during opt_design, new cells get created within the PR module, and do not inherit the pblock property.

This results in the following error in pre-place_design DRCs:

ERROR: [DRC HDPR-1] Cells must have a Pblock defined: HD.RECONFIGURABLE primitive cell 'inst_PR_top/XX' does not have a Pblock defined.
Please first define a Pblock for the HD.RECONFIGURABLE cell 'inst_PR_top' and define the range(s) for each primitive type.

 

How can I resolve this issue?

 

Solution

The issue has been fixed in Vivado 2016.1.

The work-around for this issue is to delete the pblocks after opt_design, and reapply them.

AR# 65596
Date Created 10/07/2015
Last Updated 10/15/2015
Status Active
Type General Article
Devices
  • Kintex UltraScale
Tools
  • Vivado Design Suite - 2015.3