We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65787

UltraScale RLDRAM3 - Calibration failures can occur when Data Mask (DM) is disabled


Version Found: RLDRAM3 v1.0

Version Resolved: See (Xilinx Answer 69037)

When data mask is disabled (DM_PORT=OFF) in the RLDRAM3 IP, DM calibration is not properly disabled.

Also, the mapping of I/O internal to the IP can be mapped incorrectly which can cause calibration failures.


This issue only occurs when data mask is disabled.

To fix the issue set the following parameter inside rld3_v1_0_rld3_mem_intfc.sv:

parameter DM_PORT = "OFF"

When using the Out of Context flow for the RLDRAM3 IP or if you plan to regenerate the RLDRAM3 IP multiple times, a User IP Repository can be created by copying the RLDRAM3 IP install (i.e. C:\Xilinx\Vivado\2015.3\data\ip\xilinx\rld3_v1_0) and making edits to rld3_v1_0_rld3_mem_intfc.sv.

For more details on using the User IP Repository flow, refer to (UG1119).


Revision History:

10/26/2015 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69037 UltraScale/UltraScale+ RLDRAM3 - Release Notes and Known Issues N/A N/A
AR# 65787
Date 01/12/2018
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2015.4
  • Vivado Design Suite - 2015.4.1
  • Vivado Design Suite - 2015.4.2
  • MIG UltraScale
Page Bookmarked