UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65906

Aurora 8B10B v11.0 - 4-byte core fails in simulation during elaboration stage

Description

Simulation of an Aurora 8B10B example fails during the elaboration stage with the following error:

Error (suppressible): ./../../../aura_aurora_8b10b_rev11p0_example.srcs/sources_1/ip/aura_aurora_8b10b_rev11p0/aura_aurora_8b10b_rev11p0/gt/aura_aurora_8b10b_rev11p0_gt.vhd(1019): (vopt-1130) Port "STABLE_CLOCK" of entity "aura_aurora_8b10b_rev11p0_gtrxreset_seq" is not in the component being instantiated.

Solution

This issue applies to an Aurora 8B10B 4-byte core targeting 7 series GTH/GTP.

Update the following in the <component_name>_gtrxreset_seq.v[hd] file.

Step1:

Delete the STABLE_CLK port and make a wire initialized to 1'b0 as shown below.

Wire STABLE_CLK = 1'b0;

Step2:

Update the value of the c_flop_input parameter for the "rst_cdc_sync" and "gtrxreset_in_cdc_sync" synchronizers to 1'b0:

c_flop_input    => 0

This issue is fixed in the 2015.4 release of Vivado Design Suite.

Revision History:

11/05/2015 - Initial Release

02/24/2016 - Updated to mention about target GT's

AR# 65906
Date Created 11/05/2015
Last Updated 03/04/2016
Status Active
Type General Article
Devices
  • Virtex-7 HT
  • Artix-7
Tools
  • Vivado Design Suite - 2015.3
IP
  • Aurora 8B/10B