We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65928

Vivado - Generating MCS BPIX16 in Vivado using bit file generated in ISE


ISE sets some default parameters for SPI mode if CONFIG_MODE is not specified in the design.

As a result, using the bit file generated in ISE with default bitstream settings in Vivado to generate a BPIX16 MCS file gives the following error:

ERROR: [Writecfgmem 68-29] write_cfgmem -interface BPIX16 is not comptabitle with the <input>.bit configuration device setting(s): SPI_buswidth=1

Regenerate the bitstream with the device settings for BPI or use the write_cfgmem -interface SPIx1

ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.


It is recommended to regenerate the bit file in Vivado.

However, if you do not want to upgrade the complete design to Vivado, you can manually edit the .ut file in the ISE project to remove all SPI related bitstream settings. 

Then run the bitgen command on the manually edited .ut file.

For instance:

bitgen -f edited.ut test.ncd
AR# 65928
Date 11/19/2015
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Vivado Design Suite
Page Bookmarked