AR# 66071

Design Advisory Master Answer Record for Zynq UltraScale+ MPSoC Devices

Description

The Zynq UltraScale+ MPSoC devices are documented in the Zynq data sheet, technical reference manual and other documents.

Important Design Advisories and other considerations that transcend these documents are listed here.

The source point for technical content is the Xilinx Zynq UltraScale+ MPSoC Solution Center (Xilinx Answer 64375).

Solution

Design Advisories Alerted on June 1st, 2020

(Xilinx Answer 73677) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: 2019.2 (and previous) XilFpga loads non-secure Bitstreams even if RSA_EN and ENC_ONLY eFUSEs are programmed. [SECURITY]

 

Design Advisories Alerted on April 13th, 2020

(Xilinx Answer 73475) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: 2019.1-2019.2 Warm Restart should be disabled for Security Conscientious Customers [SECURITY]

 

Design Advisories Alerted on April 6th, 2020

(Xilinx Answer 73383) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: 2019.1 XilSecure, SHA3 hash calculation fails in case where the data is less than 104 bytes [SECURITY]

 

Design Advisories Alerted on February 10th, 2020

(Xilinx Answer 73277) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: 2018.x-2019.1 XilSKey resets the PS System Monitor configuration [SECURITY]
(Xilinx Answer 73282) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: 2018.x/2019.x XilSKey does NOT exit BBRAM Programming Mode [SECURITY]

 

Design Advisories Alerted on November 11th, 2019

(Xilinx Answer 72768) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC - 2019.1 FSBL: Image Header Table (IHT) Buffer Overflow [SECURITY]
(Xilinx Answer 72994) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: 2019.1 XilSKey: PPK Hash buffer overflow [SECURITY]
 
Design Advisories Alerted on August 12th, 2019
(Xilinx Answer 72572) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: 2019.1 XilSKeyPUF Registration is incorrect [SECURITY]
(Xilinx Answer 72588) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: Encrypt Only Boot Mode Unauthenticated Boot and Partition Headers [SECURITY]

 

Design Advisories Alerted on April 22nd, 2019

(Xilinx Answer 71952) Design Advisory for Zynq UltraScale+ MPSoC/RFSoC: A glitch might be observed on the PMU GPO1[2] (MIO34) following assertion of PS_POR_B

 

Design Advisories Alerted on August 6th, 2018

(Xilinx Answer 71293)   Design Advisory for Zynq UltraScale+ MPSoC: 2017.x FSBL performs the security operations on the partitions based on the content of the partition headers. [SECURITY]
(Xilinx Answer 71326)   Design Advisory for Zynq UltraScale+ MPSoC: 2017.x, 2018.1, 2018.2 FSBL is not checking all of the RSA_EN eFUSEs [SECURITY]

 

Design Advisories Alerted on March 19th, 2018

(Xilinx Answer 70622) Design Advisory for Zynq UltraScale+ MPSoC: 2017.x Xilinx Development tools and software re-use the same AES Key and IV pair across multiple partitions. [SECURITY]

 

Design Advisories Alerted on April 17th, 2017

(Xilinx Answer 69034) Design Advisory for 7 Series, UltraScale and UltraScale+, all versions of Vivado prior to 2016.3 failed to include Flight time delays for differential I/O Standards
(Xilinx Answer 68615) Design Advisory for Zynq UltraScale+ MPSoC: Boot from NAND might fail if there is data corruption in the first parameter page

Design Advisories Alerted on April 10th, 2017

(Xilinx Answer 68832) Design Advisory for UltraScale FPGA, UltraScale+ FPGA, and Zynq UltraScale+ MPSoC eFUSE Programming with Vivado 2016.4 (and earlier) [SECURITY]

Design Advisory Alerted on December 5th, 2016

(Xilinx Answer 68210) FSBL authenticates the boot image in external DDR [SECURITY]

Design Advisory Alerted on October 17th, 2016

(Xilinx Answer 67861) How do I upgrade from Vivado 2016.2 and earlier versions?

 

Design Advisory Alerted on April 18th, 2016

(Xilinx Answer 66944) Design Advisory for Zynq UltraScale+ MPSoC and Kintex UltraScale+ FPGA - Updated Package Pinouts

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
64375 Xilinx Zynq UltraScale+ MPSoC Solution Center N/A N/A
66183 Zynq UltraScale+ MPSoC Processing System IP - Release Notes and Known Issues N/A N/A

Child Answer Records

AR# 66071
Date 05/29/2020
Status Active
Type Design Advisory
Devices