UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66193

Zynq UltraScale+ MPSoC - What are the limitations of the PS DDR controller? Which device should I choose?

Description

The PS DDR in Zynq UltraScale+ is able to support most JEDEC configurations.

What are the limitations?

Solution

Table 17-1 of UG1085 Zynq UltraScale+ Technical Reference Guide lists the limitations of the DRAM and topologies that are supported.

Also see (DS925) Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics for maximum speeds, and (UG583) UltraScale Architecture PCB Design for PCB requirements.

Additional limitations for LPDDR4:

  • 6 Gb, 12 Gb, 24 Gb, and 32 Gb (per die) densities are not supported.
  • Byte-Mode devices are not supported.

These will be added to v1.6 of (UG1085).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
66194 Zynq UltraScale+ MPSoC - Processing System (PS) DDR Controller N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
66194 Zynq UltraScale+ MPSoC - Processing System (PS) DDR Controller N/A N/A
AR# 66193
Date 07/07/2017
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
Page Bookmarked