We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66353

Simulation Libraries - How Do I Compile Simulation Libraries for Beta/UltraScale+ Devices?


I have enabled beta devices in Vivado, but when I open the compile_simlib help menu I only see these device families available:

  • All (generate libraries for all device families, the default)
  • virtexu (for UltraScale Virtex devices)
  • virtex7 (for Virtex-7)
  • kintexu (for UltraScale Kintex devices)
  • kintex7 (for Kintex-7)
  • kintex7l (for Kintex-7 Lower Power)
  • artix7 (for Artix-7)
  • artix7l (for Atix-7 Lower Power)
  • zynq (for Zynq-7000 EPP)

How do I compile simulation libraries for beta devices and UltraScale+?


To get a complete list of valid device families you can input an invalid family name as seen below and you will get an error message stating the valid device families:

compile_simlib -family test

ERROR: [Vivado 12-2150] Invalid architecture 'test' specified for -family.

 -family <family> : Specify the name of the architecture for which the libraries
                    are to be compiled. The valid architecture names are :-


The above list includes the valid beta devices for Vivado 2015.4.

New devices will be added to the compile_simlib menu in a later release of Vivado.

AR# 66353
Date 09/22/2016
Status Active
Type General Article
  • Vivado Design Suite
Page Bookmarked