Version Found: DDR4 v1.0, DDR3 v1.0, RLDRAM3 v1.0, QDRII+ v1.0
Version Resolved: See (Xilinx Answer 58435)
The IP Core Container does not archive and maintain the *.csv file required when creating and using a custom memory part for the UltraScale Memory IP (i.e. DDR4, DDR3, RLDRAM3, QDRII+ etc.).
If the IP Core Container is used with a custom memory part in the memory IP, an error will occur complaining about the missing custom part definition.
To resolve this issue, avoid using the IP Core Container for any memory IP that has a custom memory part, or manually add the missing *.csv back into the Vivado project.
01/08/2016 - Initial Release