We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66484

Vivado Synthesis - Using incorrect mem files with readmemh in Synthesis


Synthesis does not warn me when I use the readmemh Verilog command with a .mem file that either has illegal characters or is an incorrect size.


The Vivado Synthesis tool will make every effort to try to populate the initial values of you RAMs with the correct values, but it does not check for correctness of the .mem file itself. 

It is the responsibility of the designer to make sure that the .mem files are the correct size and have the correct values.

AR# 66484
Date 02/05/2016
Status Active
Type General Article
  • Vivado Design Suite
Page Bookmarked