We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66497

UltraScale FPGA Gen3 Integrated Block for PCI Express - Simulation in ModelSim/QuestaSim responds to all Cfg requests with UR


When simulating a Gen3 core (PCIE_3_0) in either QuestaSim or ModelSim, UR completion status is received for all Type 0 Configuration requests.   

This article is part of the PCI Express Solution Centre

(Xilinx Answer 34536) Xilinx Solution Center for PCI Express


Check the order of the library calls in the vsim command switches.


-L simprims_ver -L unisims_ver -L unimacro_ver -L secureip


-L unisims_ver -L unimacro_ver -L secureip -L simprims_ver 


Revision History:

04/27/2018 - Initial Release

AR# 66497
Date 04/27/2018
Status Active
Type General Article
IP More Less
Page Bookmarked