UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66542

Zynq UltraScale + MPSoC - The DAP and CSU MB disappear from the targets list after the rst XSDB command is used

Description

The DAP and CSU MB disappear from the targets list after the rst XSDB command is used:

xsdb% rst
xsdb% ta
  1  PS TAP
     2  CSU
     4  PMU
        5  MicroBlaze PMU (Running)
     6  PL

How can this be resolved?

Solution

This is a known issue related to the RPLL. 

To work around this, you can comment out the command below in the psu_init.tcl file:

        mask_write 0XFF5E0030 0x00017F00 0x00014800
        mask_write 0XFF5E0030 0x00000008 0x00000008
        mask_write 0XFF5E0030 0x00000001 0x00000001
        mask_write 0XFF5E0030 0x00000001 0x00000000
        mask_poll 0XFF5E0040 0x00000002
        mask_write 0XFF5E0030 0x00000008 0x00000000
AR# 66542
Date Created 02/04/2016
Last Updated 02/05/2016
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2015.4.1
  • Vivado Design Suite - 2015.4