You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
FPGA Express - How do I do operator overloading in FPGA Express?
If I have two packages that have the same operator, how do I
chose which package the operator comes from? For example, the
Synopsys packages std_logic_signed and std_logic_unsiged both
have the "=" defined. If both packages are needed in the design,
which operator gets chosen?
To reolve this, the operator has to be declared as:
So in some VHDL code, the function would look like:
result <= IEEE.std_logic_unsigned."="(in1,"0000");
Was this Answer Record helpful?