UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66552

Zynq UltraScale+ MPSoC: ZCU102 ENET_REST button usage

Description

If I press the ENET RESET button on a ZCU102 (resetting the PHY) I can see the ETH0 link going down and back up on Linux (as expected).

The problem is that after this I cannot ping my host machine anymore. It looks like some PHY initialization is missing.

Solution

The ENET_REST (PHY reset) button provided on a ZCU102 should be used to reset the PHY during the initialization sequence, but not for runtime reset.

Whenever there is a PHY reset, it enters 10 mbps half duplex and auto negotiation is disabled. This is NOT propagated to Linux, therefore the connection is lost until the next PS_POR_B.

AR# 66552
Date Created 02/05/2016
Last Updated 03/25/2016
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2015.4