We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66560

DDR4/3 UltraScale - IP generation fails when custom part csv file is loaded for twin die component


Version Found: v1.1

Version Resolved: See (Xilinx Answer 58435)

When I try to generate a DDR4/3 configuration requiring a twin die component, errors similar to the following are generated:

[Mig 66-116] Custom Part (DDR3_CUSTOM) with parameter: CA Mirror having value: 0 is invalid

When I edit the .csv file to set CA Mirror to 1, the following error is displayed:

[Mig 66-116] Custom Part (DDR3_CUSTOM) with parameter: CA Mirror having value: 1 is invalid


CA_MIRROR is a DDR4/3 parameter that is set to "ON" for DIMMs that support address mirroring. Twin die parts do not use address mirroring. Therefore, the error message generated is not valid, and will be fixed in the 2016.1 release.

When targeting a twin die part in versions prior to 2016.1, either select one of the available default twin die parts, or if targeting a 64-bit data width, specify a SODIMM in the custom part .csv file with CA_MIRROR set to 0.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58435 DDR4, DDR3, QDRIV, QDRII+, RLDRAM3, LPDDR3 UltraScale and UltraScale+ - IP Release Notes and Known Issues N/A N/A
AR# 66560
Date 03/04/2016
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • MIG UltraScale
Page Bookmarked