UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66628

2015.4 Block Memory Generator: Is it possible to use different COE files for different instantiations of the same IP?

Description

When generating the Block memory Generator IP in Vivado it is possible to link a memory initialization (.coe) file to the generated memory.

Is it possible to instantiate this memory multiple times, with each instantiation using a different .coe file?

Solution

This is not possible. You will need to generate multiple IPs, one for each .coe file.

AR# 66628
Date Created 02/14/2016
Last Updated 08/02/2016
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • Vivado Design Suite - 2015.4.1
IP
  • Block Memory Generator