The ACP interface on Zynq UltraScale+ MPSoC accepts only the following (cache-line friendly) transactions. Masters targeting ACP should account for these limitations:
All other transactions return an SLVERR response.
Transaction converter code is currently not planned to be provided by Xilinx.
Consider using the coherent HPC ports instead of ACP which have broad AXI transaction support along with coherency.