UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66652

Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit - Base TRD Monitor requirements

Description

The Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit Base Targeted Reference Design uses TPG streaming to a Display Port monitor.

Issues have been seen if the correct resolution monitor is not used for the version of the design delivered as a HeadStart demo.

Solution

The native resolution of the monitor used for the Zynq UltraScale+ MPSoC ZCU102 Base TRD is important.

The GUI used only supports certain dedicated modes:

  • 3840 x 2160
  • 1920 x 1080
  • 1280 x 720

Currently the application tries to use the native resolution of the particular monitor, even though the monitor might support lower resolutions as well.

For example, if you have a monitor that supports 1920 x 1080, but its native resolution is 1920 x 1200, the TRD will not run correctly as the application will try to use the native resolution.

This will be resolved in a later version of the TRD.

AR# 66652
Date Created 02/18/2016
Last Updated 10/14/2016
Status Active
Type General Article
Boards & Kits
  • Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit