UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66715

2016.1 Zynq UltraScale+ MPSoC - QSPI programming on a ZCU102 board requires the Zynq UltraScale+ device to boot in JTAG mode

Description

QSPI programming on a ZCU102 board requires the Zynq UltraScale+ device to boot in JTAG mode from both XSDK and Vivado Hardware Manager.

Solution

The programming flow is to set the boot mode pins to JTAG and issue a PS_POR_B before programming the QSPI.

The programming flow also requires you to specify an FSBL that runs on A53 (an FSBL running on R5 will not work) to help the programmer to initialize the system.





Note: This is not a silicon requirement, it is a tool limitation.

Future Vivado releases will not have this limitation and it will be possible to program QSPI in Production Silicon when booting in QSPI boot mode.

 

AR# 66715
Date Created 02/25/2016
Last Updated 07/29/2016
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
Boards & Kits
  • Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit