UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66920

Vivado Synthesis - Port defined as a record that contains a null vector gets entire record/port ignored

Description

When synthesizing VHDL that has an entity with a port defined as a record, and one of the elements of the record is a vector of size 0, the whole port is ignored during Synthesis.

The following warning message is given:

Warning:[Synth 8-506] null port 'tRecordIn' ignored ["Top.vhd":71]

Is this incorrect behavior?

Solution

This is expected behavior with the current implementation for handling null ports.

If an element of a record is null then the whole record is considered null.

It is recommended to avoid using a null vector in the record.

AR# 66920
Date Created 03/30/2016
Last Updated 04/05/2016
Status Active
Type Known Issues
Tools
  • Vivado Design Suite