UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66928

2016.1 - Simulation - Does Xilinx offer a way to pre-compile IP files for simulation in order to speed up on compilation time?

Description

Does Xilinx offer a way to pre-compile IP files for simulation in order to speed up on compilation time? Currently I do not see a way to do this in the GUI or via a Tcl command.

Solution

Starting in Vivado 2016.1, IP files are compiled with UNISIM and SIMPRIM libraries as part of running compile_simlib (Tcl mode).

In Vivado 2016.1, an Early Access feature exists to have Vivado generated simulation scripts leverage the compiled IP libraries.

Please contact Xilinx Tech Support to learn more about this capability.

Starting in the 2016.3 release, compile_simlib (Tcl mode and IDE) will compile static simulation files for IP by default.

Pre-Compiled IP simulation libraries are now used by default in Vivado 2016.3.

AR# 66928
Date Created 03/30/2016
Last Updated 09/22/2016
Status Active
Type General Article
Tools
  • Vivado Design Suite
  • Vivado Design Suite - 2016.1