UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66969

MIG 7 Series - Cannot select 72-bit data width in the MIG wizard GUI when the part is XC7Z035FFG676-2

Description

Version Found: v2.4 Rev1

Version Resolved: See (Xilinx Answer 54025)

I cannot select 72 bit data width in the MIG wizard when the part is XC7Z035FFG676-2, and there is a warning as shown in the following screen capture:





However, for the pin compatible parts 7Z030FFG676-2 and 7Z045FFG676-2, I can select 72 bit data width. Is this a limitation with the IP for 72 bit data width?





  

Solution

This is a MIG wizard GUI issue.

To work around this issue please follow the steps below:

  1. Use an XC7Z030-2FFG676C or XC7Z045-2FFG676 Fixed Pinout to generate the MIG project, selecting pin compatible FPGAs XC7Z035-2FFG676C in the wizard GUI. .prj and .xdc files for the IP will be generated.
  2. Create a new project for an XC7Z035-2FFG676C, and use the generated IP files in the first step (.prj and .xdc) with the "Verify pin changes and update design" flow to generate the IP for the XC7Z035.

 

Revision History

12/06/2016 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 66969
Date Created 04/05/2016
Last Updated 09/14/2016
Status Active
Type Known Issues
Devices
  • Zynq-7000
Tools
  • Vivado Design Suite - 2015.4
IP
  • MIG 7 Series