We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
I cannot select 72 bit data width in the MIG wizard when the part is XC7Z035FFG676-2, and there is a warning as shown in the following screen capture:
However, for the pin compatible parts 7Z030FFG676-2 and 7Z045FFG676-2, I can select 72 bit data width. Is this a limitation with the IP for 72 bit data width?
This is a MIG wizard GUI issue.
To work around this issue please follow the steps below:
Use an XC7Z030-2FFG676C or XC7Z045-2FFG676 Fixed Pinout to generate the MIG project, selecting pin compatible FPGAs XC7Z035-2FFG676C in the wizard GUI. .prj and .xdc files for the IP will be generated.
Create a new project for an XC7Z035-2FFG676C, and use the generated IP files in the first step (.prj and .xdc) with the "Verify pin changes and update design" flow to generate the IP for the XC7Z035.