If I enable the Trace port in the Zynq UltraScale GUI in IP Integrator, the Trace port's mappings are incorrect.
How can I work around this?
This is a bug in Vivado 2016.1.
To work around this issue, download the patch attached to this Answer Record, and following the steps in the patch_readme.
|Name||File Size||File Type|