UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67180

Can SEM support clock frequencies lower than 8 MHz?

Description

The SEM IP GUI for all supported families (6 Series, 7 Series, Zynq, UltraScale, UltraScale+) specifies a minimum clk frequency of 8 MHz.

Can a user run the SEM IP at a lower frequency than this?

Solution

The user-specified clock frequency impacts two things in the generated SEM IP:

  1. The example XDC/UCF timing constraints
  2. The V_ENABLETIME parameter that sets the UART baud rate in the example design.


If a user wants to use a frequency lower than 8 MHz, they can generate the IP targeting 8 MHz.

When doing so, please be aware of the following:

  • This frequency impacts the rate of error mitigation. Error detection and correction latency increases with lower clock frequency.
  • The example timing constraints will be over-constrained by default.
  • The generated V_ENABLETIME in the example UART module will need to be corrected. 

The customer should review the SEM IP Product Guide to understand how to calculate a new V_ENABLETIME for their desired clock frequency and baud rate, as well as to calculate the rounding error to determine if it is within tolerance. 

These equations are provided in the IP Product Guide.

AR# 67180
Date Created 05/08/2016
Last Updated 05/09/2016
Status Active
Type General Article
Devices
  • Spartan-6
  • Zynq-7000
  • Virtex UltraScale
  • More
  • Virtex-7
  • Kintex-7
  • Kintex UltraScale+
  • Artix-7
  • Kintex UltraScale
  • Less