UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67280

2016.1 Zynq UltraScale+ MPSoC: FSBL fails to load the PMUFW

Description

An image built with the following .bif file fails to boot:

the_ROM_image:
{
[fsbl_config]a53_x64
[bootloader]fsbl_a53.elf
[destination_device = pmufw]pmu_fw.elf
[destination_cpu = a53-0]hello_a53.elf
[destination_cpu = r5-lockstep]hello_r5.elf
}

The FSBL fails to load the PMUFW.

Solution

There are two way to load the PMUFW:

1) The CSU ROM loads the PMUFW:

The attribute in the .bif is [pmufw_image] pmu_fw.elf

2) The FSBL loads the PMUFW:

The attribute in the .bif is [destination_device = pmufw]pmu_fw.elf

The second method is NOT working in Vivado 2016.1 FSBL.

Here is an example of a working .bif file that uses the CSU ROM to load the PMUFW:

{
[fsbl_config]a53_x64

[pmufw_image] pmu_fw.elf
[bootloader]fsbl_a53.elf
[destination_cpu = a53-0]hello_a53.elf
[destination_cpu = r5-lockstep]hello_r5.elf
}

AR# 67280
Date Created 05/27/2016
Last Updated 05/30/2016
Status Active
Type Known Issues
Devices
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2016.1