We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67340

10G/25G Ethernet Subsystem - 2016.2 - GTH - Synthesis error if using Transceiver in Example design


When using GTH in Vivado 2016.2, a synthesis error is seen when using the example design:

[Synth 8-448] named port connection 'gtyrxn_in' does not exist for instance 'i_xxv_ethernet_0_gt_0' of module 'xxv_ethernet_0_gt_0' ["/xxv_ethernet_0_example/xxv_ethernet_0_example.srcs/sources_1/imports/example_design/xxv_ethernet_0_gt_wrapper.v":403]


For the 10G/25G Ethernet Subsystem v1.3 in Vivado 2016.2, when the option "Include GT subcore in example design" is selected in the GUI, then GTY is the only GT Type which should be selected. The GTH option in the GUI should not be selected for core generation.

If GTH use is required with the "Include GT subcore in example design" option please contact Xilinx Support.

AR# 67340
Date 06/22/2016
Status Active
Type General Article
  • Kintex UltraScale
  • Kintex UltraScale+
  • Virtex UltraScale
  • Virtex UltraScale+
Page Bookmarked