UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67349

JESD204B v7.0 - TX Lane ID is incorrect in ILA sequence, also resulting in possible Example Design simulation failure

Description

In the Vivado 2016.1 and 2016.2 release of the JESD204B core [v7.0 and v7.0 (rev 1)], the lane ID in the ILA configuration data is incorrect. This affects the TX core only.

In implementation, it might be seen that the lane ID in the ILA configuration data is always tied to 0 for every lane, regardless of the user input.

In functional simulation, Xs might be seen, and the example design might not simulate correctly.

Solution

A patch is provided for Vivado 2016.1 and Vivado 2016.2 [JES204B v7.0 and v7.0 (rev 1)] which will fix the issue seen in the ILA configuration data.

Please see the Readme file included in the patch for details on how to install the patch.

This issue will be resolved in Vivado 2016.3 [JESD204B v7.1].

Attachments

Associated Attachments

AR# 67349
Date Created 06/07/2016
Last Updated 11/25/2016
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2016.2
  • Vivado Design Suite - 2016.1
IP
  • JESD204