We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 67420

2016.2 XEN test is not working on Zynq UltraScale+ MPSoC boards in QEMU


The XEN test is failing on Zynq UltraScale+ MPSoC boards in QEMU.

It hangs at the following stage:

[ 0.053323] CPU: All CPU(s) started at EL1
[ 0.054292] alternatives: patching kernel code
[ 0.063081] devtmpfs: initialized
[ 0.095717] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns
[ 0.108336] xor: measuring software checksum speed




How do I work around this issue?


This issue is scheduled to be fixed in PetaLinux 2016.3.

In PetaLinux 2016.2, you can work around the issue by modifying the GIC node in the zynmp.dtsi file.

The GIC node in the modified file will look similar to the following:


gic: interrupt-controller@f9010000 {
compatible = "arm,gic-400", "arm,cortex-a15-gic";
#interrupt-cells = <3>;
reg = <0x0 0xf9010000 0x10000>,
   <0x0 0xf902f000 0x20000>,
   <0x0 0xf9040000 0x20000>,
  <0x0 0xf906f000 0x20000>;
interrupt-parent = <&gic>;
interrupts = <1 9 0xf04>;


AR# 67420
Date 06/21/2016
Status Active
Type Known Issues
  • Zynq UltraScale+ MPSoC
  • PetaLinux - 2016.2